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With the increasing size of quantum processors, the sub-modules that constitute the processor will
become too large to accurately simulate on a classical computer. Therefore, one would soon have to
fabricate and test each new design primitive and parameter choice in time-consuming coordination
between design, fabrication, and experimental validation. To circumvent this slow-down, we address
the question of how one can design and test the performance of next-generation quantum hardware
– by using existing quantum computers. Focusing on superconducting transmon processors as a
prominent hardware platform, we compute the static and dynamic properties of individual and cou-
pled transmons. We show how the energy spectra of transmons can be obtained by variational hy-
brid quantum-classical algorithms that are well-suited for near-term noisy quantum computers. We
also numerically demonstrate how single- and two-qubit gates can be simulated via Suzuki-Trotter
decomposition for digital quantum simulation. Our methods pave a new way towards designing
candidate quantum processors when the demands of calculating sub-module properties exceed the
capabilities of classical computing resources.
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2I. INTRODUCTION
In the semiconductor industry, next-generation microprocessors are developed using existing computers and a variety
of software tools for hardware description and simulation [1–5]. During this design process, it has been established that
a less powerful processor or a collection of such processors is capable of aiding the design of a novel and more powerful
processor. The existing processor does not need to fully simulate the next-generation one; it suffices to use the current
processor to understand and validate design primitives of the future processor’s sub-modules. We refer to a sub-module
as tightly linked circuitry that shares a relatively large amount of wiring, forms a small building block on its own, and
is often repeated throughout the processor. Drawing a parallel with the rising industry of manufacturing quantum
computing devices, we observe that, thus far, their sub-module design and simulation have been performed on classical
computers [6–10]. The resource requirements for such classical simulations scale exponentially with the number of
simulated hardware qubits as well as with the number of energy levels included per qubit. For example, transmon
qubits for superconducting circuit quantum computation have low anharmonicity between the energy levels, and
inclusion of additional states beyond the computational states is important to understand the device characteristics
and implement high-fidelity control pulses [8]. As a result, classical simulations of quantum computing hardware
are limited to a small number of qubits, even when employing the most powerful supercomputers. With the rise of
quantum processors, hardware simulations are already becoming infeasible. We contend that this simulation challenge
can be addressed by simulating the quantum processor hardware on a quantum computer. In this way, we restore the
symmetry between design platform and designed platform that is known from the semiconductor industry: Future-
generation quantum computers need to be designed with the aid of existing quantum computers.
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FIG. 1. The challenge of simulating transmon quantum processors. (a) The historical numbers of transmons in a supercon-
ducting processor suggests an exponential growth in processor size, while classical supercomputer simulations will be limited
to about ten transmons in the forseeable future. Quantum computers will soon be able to simulate larger transmon processors
than their classical counterparts. The blue dots show the size of a selection of published transmon processors over time (Refs.
[11–19] chronologically). The green diamonds show the maximum number of transmons that the best supercomputer at the
given point in time could simulate based na¨ıvely on its memory size [20]. Another estimate for the classically simulatable pro-
cessor size takes the maximum number of data qubits for which a quantum algorithm has been simulated on a supercomputer
and scales it to the number of transmons that these qubits could encode (green squares, Refs. [21–23],[19] chronologically).
The red triangles show the number of transmons that could be simulated on an experimentally demonstrated quantum com-
puter that is made up of transmons themselves (triangles up, Refs. [14–19] chronologically) or of ions (triangles down, Refs.
[24–26] chronologically). All solid lines are to guide the eye along the general trend of the transmon processor size (blue),
classically simulatable processor size (green), and quantumly simulatable processor size (red). Note that the cost of simulation
is a constant offset in this log-linear plot and grows as fast as the available quantum processors. (b) Design proposals for new
processors typically consist of tiled sub-modules (red box) that share common readout circuitry and that can be perceived as
the unit cells of the processor. (c) This work considers the case in which the sub-modules are chains of capacitively coupled
transmons, for which the circuit diagram including readout and flux control circuitry is shown here.
We present methodology for quantum computer-aided design for the example of superconducting transmon qubits,
3which are one of the leading hardware platforms for digital quantum computation [8]. In this way, we are able
to develop explicit quantum algorithms for hardware simulation, provide resource counts, and give a quantitative
estimate for when quantum hardware simulation capabilities will surpass those of classical simulations. As shown
in Fig. 1(a), the number of transmons in experimentally demonstrated processors grows at an exponential pace. A
selection of processors that are capable of shallow algorithms or processor-wide entanglement is visualized, from the
first demonstration of a transmon qubit in 2008 [11] up to the “quantum supremacy” experiment in 2019 [19]. The
evident exponential trend in transmon processor size has also been discussed in popular scientific discourse [27].
We contrast the growth of the transmon processor size with the number of transmons that can be simulated on a
classical computer. A numerically accurate simulation of a transmon qubit circuit requires inclusion of about 24 = 16
basis states of the quantum circuit. Other basis states can be neglected because they do not significantly contribute
to the relevant low energy eigenstates. Therefore, the truncated Hilbert space of a processor with M transmons has
dimension 16M . In Fig. 1(a), it is shown that the memory size of the most powerful supercomputers is sufficient to
store the relevant state space of only about ten coupled transmons. As each additional transmon requires a 16-fold
increase in memory, the effective increase in transmon simulation capacity of supercomputers has been slow over the
past decade. In fact, while the supercomputer “Roadrunner” in 2008 was able to store the relevant state space of ten
coupled transmons, today’s best machine “Summit” can store the state space of only one additional transmon in its
memory. However, the structure of a quantum computation problem can often be exploited to reduce the classical
simulation resource requirements. Since we are unaware of prior work on simulating large transmon processors at the
hardware level that captures the multi-level nature of the circuit, we turn to the related application of simulating
quantum algorithms on abstract qubits. Classical supercomputers have been able to simulate algorithms with up
to 53 qubits if the algorithm connects most but not all of Hilbert space [19, 21–23]. It is conceivable that similar
techniques can be used to simulate the quantum algorithms for transmon hardware that we present in this work.
Given the cost of encoding the multi-level nature of a hardware transmon, the classical simulation capacity would be
reduced by a factor of four when simulating hardware transmons rather than abstract qubits. The resulting structured
classical simulation capacity is shown in Fig. 1(a) and is still on the order of ten transmons. More drastic reductions
in classical resource requirements are possible if one reduces the Hilbert space size and tolerates simulation errors or
restricts the state space. In the context of superconducting circuits, Di Paolo et al. have computed the lowest-lying
states of a many-mode fluxonium qubit using a tensor network approach [28]. Such techniques hold great promise
for extracting the interaction of a few low lying excitations in the many-body system, for example to determine the
amount of crosstalk between pairs of transmons. Tensor network approaches, however, do not usually converge well
for system dimensions greater than one [29]. Hence, it is unclear whether classical simulations of superconducting
circuit elements based on the density matrix renormalization group technique (DMRG) [30, 31] would prevail if the
underlying superconducting circuit design extends to two or more dimensions. For general quantum states, DMRG
algorithms require a bond dimension scaling that is exponential in the number of active nodes in the circuit. The
method presented here would not have such aforementioned limitations. In addition, if one seeks to study a fully
interacting transmon processor with single-qubit control and all-to-all entanglement generation, the lowest-energy
states of each transmon need to be included in the simulation. The classical resource requirement therefore continues
to grow exponentially with the number of transmons, albeit at a different rate. As a result, the classically simulatable
transmon processor size on the semi-logarithmic scale of Fig. 1(a) is shifted up by a constant number but the slope is
unchanged. Transmon processor growth still outpaces classical simulation capabilities exponentially in this scenario.
Overall, these trends illustrate the challenge of how quantum properties of new quantum processor designs can be
validated computationally before they are passed on to the cost- and time-intensive fabrication and experimental
testing stages.
Digital quantum simulation has been shown to hold promise for the understanding of quantum systems ranging
from quantum chemistry applications [16, 32, 33] over many-body systems [34–36] to quantum field theories [37, 38],
among others [39]. In fact, it has been advocated for as one of the main applications of quantum computing [34, 40]. In
this work, we provide a path towards overcoming classical limitations of quantum processor simulation by developing
the new paradigm of simulating quantum computing hardware using quantum computers. As an example of this
approach, we develop methods to simulate the building blocks of a superconducting transmon processor on a digital
quantum computer. On a quantum computer, the 16 transmon energy levels that are required for numerically
accurate simulation can be represented by four data qubits. The quantum resource requirement for simulating
transmon processors is therefore linear in the number of transmons, and one more transmon can be simulated for
each additional four data qubits on the simulating processor. In Fig. 1(a), it is shown how many transmons recent
superconducting and ion based digital quantum computers could simulate, based on their number of qubits, i.e.
we divide the number of qubits in these processors by four. Again, we emphasize that these processors are all
capable of executing shallow digital quantum algorithms or generating processor-wide entanglement. Thus, at least a
shallow variational algorithm to determine transmon properties as described in this work could conceivably be run on
them. The quantumly simulatable transmon processor size naturally follows the demonstrated experimental transmon
4processor size, as new digital processors can again be employed to simulate smaller processor hardware. Therefore, the
quantum simulation capacity for transmon processors grows much more rapidly than the classical simulation capacity.
Based on the general trends that we identify in Fig. 1(a), digital quantum computers will be able to simulate more
transmons than classical computers within the next few years.
An examplary design primitive for a transmon processor sub-module is shown in Fig. 1(b-c): A chain of capacitively
coupled transmons with a common readout line is tiled to construct a large quantum processor. Here we employ near-
term hybrid variational quantum-classical algorithms to find the energy spectrum of one- and two-transmon cells of
such a quantum sub-module (see Sec. III A and Sec. III B). The spectrum allows for validation of the design and
determination of the system’s operating points, and the optimized variational algorithms supply state preparation
routines for the computational basis states. Consequently, high-fidelity one- and two-transmon operations are tuned
up and benchmarked using Suzuki-Trotter evolution: A single-qubit bit-flip gate is implemented via the derivative
removal by adiabatic gates (DRAG) scheme [41] (see Sec. III A), and the two-qubit controlled phase (CPHASE) gate
is realized with a non-adiabatic flux sweep to an avoided level crossing [12, 42] (see Sec. III B). Convergence rates and
gate counts of the employed algorithms are used to extrapolate resource requirements for the quantum simulation of
complete sub-modules (see Sec. III C). The concepts applied in this work are generalizable to other transmon-based
quantum hardware as well as to simulating the realistic multi-state nature of trapped ion [43], neutral atom [44], and
photonic systems [45]. In a separate and similar line of work, some of us target quantum computer aided design of
quantum optical hardware, translating corresponding unitary operators to digital quantum circuits [46].
II. METHODS FOR QUANTUM SIMULATION OF TRANSMON PROCESSORS
We consider the fundamental unit of a superconducting quantum processor as a physical quantum system that
is approximately operated in its two lowest-lying eigenstates (a qubit). Throughout this work, we use the term
physical qubit to refer to the hardware qubit that is being simulated, the one we aim to design for the next-generation
processor. The physical qubit variant considered here is the superconducting transmon qubit [47], and the terms
physical qubit and transmon are used interchangeably. To perform the hardware simulation, we employ data qubits in
near- and medium-term quantum computers to digitally simulate one or more physical qubits. The data qubits are
architecture-independent.
We propose a three-step process to simulate a transmon processor with digital data qubits. First, the transmon
Hamiltonian is translated into the language of digital quantum computers, that is in terms of Pauli strings (see
Sec. II A). The mapping to Pauli strings employed in this study is the resource efficient Gray encoding [48], which is
summarized in Appendix C and discussed in detail in Ref. [49]. Second, the eigenstates of the circuit are determined
using variational hybrid quantum-classical algorithms including the variational quantum eigensolver (VQE) [50, 51]
and the variational quantum deflation algorithm (VQD) [52], which are described in Sec. II B. Lastly, Suzuki-Trotter
evolution [53] as reviewed in Sec. II C is performed to simulate the time evolution of high fidelity single- and two-qubit
gate operations. We note that the eigenstates that were variationally determined can be used as initial states for the
time evolution. In order to operate a quantum processor, one also needs to consider readout and undesired coupling
to the environment. Readout capability, for instance, is indicated by the resonator that is connected to all sub-module
transmons in Fig. 1(b). The simulation of readout and environment effects is beyond the scope of this work but they
may be simulated by adding couplings to the appropriate environment variables in the simulated Hamiltonian.
A. Encoding of circuit Hamiltonians into multi-qubit operators
We choose a sub-module that corresponds to a chain of M capacitively coupled transmons as shown in Fig. 1(c).
Each transmon is associated with a circuit node that is indicated by a circular dot in the circuit diagram. The
sub-module choice is motivated by a conceivable processor in which all transmons in a chain are coupled to a common
readout resonator, and the separate chains that constitute the processor have weak intra-chain coupling. Within a
chain, the presence of the resonator adds to the capacitative cross-talk between the qubits and can lead to unwanted
or uncontrolled coupling effects [54]. The inter-chain couplings would be weaker and better controlled by comparison,
so a focus on the isolated chain as a sub-module instance is warranted.
The transmon chain is described by the following Hamiltonian:
HˆM-transmon = 2e
2
M∑
i,j=1
(
C−1
)
ij
NˆiNˆj − 2
M∑
i=1
EJ,i |cos (2pifi)| cos ϕˆi. (1)
5Here, e is the electron charge. The normalized external flux fi = Φext,i/Φ0 is derived from the external magnetic flux
Φext,i that penetrates the loop formed by the two Josephson junctions of each transmon. The Josephson energy of
the two junctions is equal and given by EJ,i. The magnetic flux quantum Φ0 is a fundamental constant that describes
the smallest amount of flux that a superconducting loop can sustain. The Hamiltonian is written in terms of the
canonically conjugate phase operators ϕˆi and number operators Nˆi for the transmon with index i ∈ {1, ...,M}. They
fulfill the commutation relation [ϕˆi, Nˆj ] = iδij . These operators are related to the flux operator Φˆi = Φ0ϕˆi/2pi, which
denotes the flux across the Josephson junction of qubit i, and the charge operator Qˆi = 2eNˆi that describes the sum
of charges stored on all capacitors connected to the qubit [7]. The capacitance matrix C is determined from the
Legendre transformation of the circuit Lagrangian. It contains the sum of all capacitances connected to a node on the
diagonal and minus one times the capacitance between two nodes on the off-diagonal. The interaction of transmons
in the chain is determined by the inverse capacitance matrix C−1, which couples their charge degrees of freedom.
Although C is tridiagonal for a chain, its inverse is not. Instead, for realistic parameter settings, it is a full matrix
with exponentially decaying elements away from the diagonal. Therefore, nearest-neighbor capacitances lead to non-
nearest-neighbor interactions. In addition, spurious capacitances such as those arising from a readout resonator as
discussed above can lead to enhanced coupling between non-nearest-neighbor sites [54]. To investigate such effects
prior to chip fabrication, simulation of multiple coupled transmons is necessary. This is one of the motivations for
this work on quantum simulation techniques for sub-module sizes that cannot be precisely simulated classically.
To numerically demonstrate quantum simulation of transmon sub-modules, we restrict ourselves to one-transmon
(see Fig. 2(a)) and two-transmon (see Fig. 4(a)) circuits. This is sufficient to showcase quantum computation of static
transmon properties as well as dynamic simulation of single-qubit and entangling gates. In Sec. III C we discuss how
the simulation techniques scale to multi-transmon chains. Here we state the 1-transmon and 2-transmon Hamiltonians,
which are the M = 1 and M = 2 special cases of Eq. (1):
Hˆ1-transmon = 4ECNˆ
2 − 2EJ| cos(2pif)| cos ϕˆ, (2)
Hˆ2-transmon = 4EC(1 + ξ)
−1(Nˆ21 + Nˆ
2
2 + 2ξNˆ1Nˆ2)− 2EJ,1| cos(2pif1)| cos ϕˆ1 − 2EJ,2| cos(2pif2)| cos ϕˆ2. (3)
The parameter EC = e
2/2(Csh +CJ) is the charging energy and ξ = Cc/(Cc +Csh +CJ). We note that the labelling
1, 2 in the Hamiltonian Hˆ2-transmon is not limited to nearest-neighbour transmons, but the two transmons can in
principle be separated by some other transmons within the same single sub-module [55].
The single and coupled transmon Hamiltonians can be described as a single and pair of non-linear oscillators,
respectively, with an infinite number of level excitations; the degrees of freedom of superconducting circuits are
bosonic in nature. However, only the low-lying energy states are relevant when the transmon qubit is operated
at millikelvin temperatures, given the typical excitation frequencies. By truncating the Hilbert space to a finite
dimension, we can map Eqs. (2) and (3) to respective Hamiltonians expressed as the linear combination of products
of Pauli operators. These Hamiltonians are defined based on data qubits of a digital quantum computer that we
propose to use for designing the novel transmon-based quantum sub-module. Based on the Hamiltonian truncation
employed in exact diagonalization, we find that four data qubits are needed to simulate a single transmon physical
qubit with sufficient accuracy if one is interested only in low energy excitation modes. In Appendix B, we discuss
how to represent the operators of Hˆ1-transmon and Hˆ2-transmon in the charge basis first, and then transform them into
a linear combination of Pauli strings in Appendix C. The Hamiltonian then assumes the form Hˆ =
∑
i hˆi, where each
term hˆi is a tensor product of multiple Pauli and identity operators, scaled by a prefactor. While several possible
mappings are available for the Pauli string transformation [56], the Gray encoding is resource-efficient for the types
of operators we consider as is used throughout this work.
B. Variational quantum algorithm for multi-level systems
With the transmon Hamiltonian rephrased in terms of qubit operators, one can estimate its eigenenergies with high
accuracy by employing the variational quantum eigensolver (VQE) algorithm [50, 51], a hybrid quantum-classical
algorithm designed to compute properties of Hermitian operators using current and near-term quantum devices. Early
implementations of VQE have focused on estimating the ground state energy of quantum systems: The quantum device
is used to prepare the candidate state by executing a parameterized quantum circuit Uˆθ whose parameter values θ
are updated using classical optimizers. The classical optimization is guided by minimizing the energy expectation of
the candidate state, usually estimated by averaging measurements from many runs of the same circuit. The objective
of VQE can be expressed as
min
θ
〈ψθ|Hˆ|ψθ〉, (4)
6where Hˆ corresponds to the system Hamiltonian [57], θ corresponds to the vector of circuit parameters, and |ψθ〉 =
Uˆθ|φ0〉 is the resulting quantum state parameterized by θ, where |φ0〉 is a reference state. Instances of the VQE
algorithm have been demonstrated using various quantum computing architectures including superconducting circuits
[16, 58], trapped ions [59–61], and photonic chips [50]. In recent years, the VQE algorithm has been generalized to
estimate low-lying excited states in addition to the ground state [52, 62]. In the latter work, the original objective
function in VQE is extended such that the k-th excited state can be systematically estimated. This is crucial in
determining higher energy levels of superconducting transmon systems which are needed to generate high fidelity one-
and two-qubit gate operations (see Sec. III). Similar to the VQE cost function, the objective for the k-th excited state
of the so-called “Variational Quantum Deflation” (VQD) algorithm [52] can be written as
min
θk
(
〈ψθk |Hˆ|ψθk〉+
k−1∑
i=0
βi|〈ψθk |ψθi〉|2
)
, (5)
where θk corresponds to the parameter setting that approximates the k-th excited state energy, and βi are constants
that penalize nonzero overlaps with previous eigenstate estimates. Given a large enough βi, i.e. βi > Ek − Ei and
a sufficiently flexible and efficient ansatz, the VQD objective can converge to Ek. A self-correcting procedure is
suggested for choosing an appropriate value for βi. This involves choosing a test parameter γ := βi + Ei, such that
if γ is too small, i.e. γ − Ei = βi ≤ Ek − Ei, the VQD algorithm outputs a minimum at γ. In such circumstances,
we follow the recommended heuristic rule to double the value of γ. All VQE and VQD wavefunction simulations are
implemented using OpenFermion [63] and Forest [64].
C. Suzuki-Trotter simulation of quantum gates
In addition to the static energy spectrum, simulating dynamical gate operations is an important aspect in the
design of quantum hardware. The relevant metric for a hardware gate is the gate fidelity, which is a quantitative
measure of how well a control pulse transforms an initial state |ψ0〉 into a desired state |ψdes〉 = Uˆdes|ψ0〉, where Uˆdes
is the desired gate unitary. Since hardware gates exhibit a number of imperfections such as inducing leakage to higher
excited states, state evolution under the control pulse will not precisely implement the desired unitary Uˆdes. The
exact time evolution of the initial state |ψ0〉 under the control pulse is written as |ψex(t)〉. The gate fidelity is then
defined as F = |〈ψex(tg)|ψdes〉|2, where the gate time tg is optimized to maximize the gate fidelity for a given control
pulse. An estimate of the average gate fidelity F¯ over all states in the qubit Hilbert space is obtained by averaging the
gate fidelity over sufficiently many Haar random initial state samples. For the hardware gates studied in this work,
we simulate the numerically exact state evolution in QuTiP [65] in order to estimate the gate fidelities and provide
an exact solution benchmark.
We investigate the use of Suzuki-Trotter evolution to simulate hardware gates on a digital quantum computer.
With the first order Suzuki-Trotter approximation, the exact time evolution Uˆex under the control pulse becomes [66]
Uˆex(t) = exp
(
−iHˆt/~
)
≈
[
N∏
i=1
exp
(
−ihˆit/~K
)]K
+O(t2/K) = Uˆtrot(t), (6)
where K is the number of Trotter steps, ~ is the reduced Planck constant, and each exponential of a weighted
Pauli string hˆi is translated into a gate sequence on the digital quantum computer. The state evolution |ψtrot(t)〉 =
Uˆtrot(t)|ψ0〉 is simulated numerically using the Intel Quantum Simulator [22, 67]. In order to assess the resource
requirements for Suzuki-Trotter simulations on digital quantum computers, it needs to be determined how the simu-
lation error depends on the number of Trotter steps. While the theoretical error O(t2/K) of the approximate time
evolution operator provides an upper bound, numerical simulations can often tighten this bound [68]. We define the
Trotter error of a specific simulation as E = 1 − |〈ψtrot(tg)|ψex(tg)〉|2 and again approximate its average E¯ over the
qubit Hilbert space by Haar random sampling of initial states. In Sec. III, we determine the scaling of E¯ with the
number of Trotter steps and compare it against the theoretical bound.
The formulation of Eq. (6) assumes a time-independent Hamiltonian. In the case of a time-dependent Hamiltonian
Hˆ(t) such as for the single-qubit pulse in Sec. III A, a time dependence needs to be added to the Pauli strings hˆi. The
approximation error then also depends on the time derivative of the Hamiltonian [69]. As the time dependence in the
single-qubit case is slow, we do not expect a large added error and refer to Refs. [66, 69, 70] for further information
on time-dependent Suzuki-Trotter algorithms and error budgets.
7III. RESULTS
This section is divided into two main subsections: single-qubit design and two-qubit gate design, each of which can
then be subcategorized in terms of two functionalities each, namely initial state preparation via the VQE and VQD
algorithms and Trotterized evolution to carry out dynamical quantum simulation. By “quantum computer-aided
design” we refer to the use of quantum computers to generate the energy spectrum of the quantum device with high
precision as well as to simulate its unitary dynamics in order to facilitate the design of quantum processors. Based
on the energy spectrum, we can analyze whether or not the quantum device being designed is robust against some
external controllable or uncontrolled parameters [71]. In addition, spectral information aids the design of desired
quantum gates.
A. Single-qubit design
FIG. 2. (a) Circuit diagram of a transmon qubit with tunable external magnetic flux Φext. (b) The four lowest eigenenergies are
computed against the normalized external magnetic flux f = Φext/Φ0. The solid lines correspond to the exact diagonalization
result, where the operators Nˆ and ϕˆ are truncated to d = 16 states. In the quantum simulation, we use four data qubits to
simulate one physical transmon. Using the VQE and VQD algorithms, the four lowest eigenenergies are estimated (colored
markers) and plotted over exact values. (c) The quantumly simulated spectral region is magnified to emphasize the good
agreement between quantum and classical simulation. (d) Energy errors of the respective VQE and VQD algorithms are
plotted against f . Each dot represents the error incurred after completion of the algorithms and marker colors correspond to
the legend of (c). The shaded region indicates an error threshold of 10 MHz and below.
As a first demonstration, we consider a flux tunable transmon consisting of a two-junction SQUID loop with junction
energies EJ/h = 20 GHz, where h is the Planck constant, and capacitance Csh + CJ = 91 fF (see Fig. 2(a)). The
Josephson energy can be tuned by an external flux Φext that is threading the SQUID loop and the entire system
is described by the Hamiltonian in Eq. (2). From numerical diagonalization we determine that four data qubits
accurately represent the low-lying states of one multilevel transmon, encoding the lowest 16 Cooper pair number
states of the transmon. As we increase the number of data qubits and thus relax the Hilbert space truncation, the
accuracy is increased. The four lowest eigenenergies obtained from numerically exact diagonalization are shown in
Fig. 2(b).
We then employ the variational VQE and the VQD algorithms in order to estimate the same four lowest eigenen-
ergies. Our method relies on abstract digital quantum gates and is applicable across quantum computing platforms,
such as trapped ion or superconducting quantum processors. To highlight the applicability to trapped ions, we deploy
a variational ansatz comprising single-qubit rotation gates followed by two-qubit Mølmer-Sørensen gates, which are
native operations for trapped ion devices. Two layers of the four-qubit instance of the ansatz shown in Fig. D.3
are used to simulate the single transmon. The circuit template is inspired by Ref. [72] and is chosen based on high
“expressibility” of the ansatz. For applying VQE and VQD to modest-sized systems in which the general structure of
eigenstates is not well-understood, it may be helpful to use a highly expressible ansatz, where expressibility is defined
as in Ref. [73]. For parameter updates, we employ the L-BFGS-B optimization routine [74]. A layer-wise training
strategy for optimizing the circuit parameters is used, sequentially optimizing sets of parameters corresponding to
layers in a multi-layered parameterized quantum circuit. The energy errors shown in Fig. 2(d) are computed as the
8absolute difference between the variational values and those determined numerically via exact diagonalization. We
remark that the energies are estimated to high accuracy, i.e. with errors falling below the threshold of 10 MHz, marked
using a blue horizontal dotted line. For comparison, the energy difference between the ground and first excited states
of a typical transmon is about 6 GHz [8]. Thus, the VQE and VQD errors are small with respect to the characteristic
energy scale of the transmon.
FIG. 3. Digital quantum simulation of a transmon bit-flip gate operation. (a) Population in the transmon computational
basis states denoted as |0〉 and |1〉, as well as all other population in undesired states, labelled as “leakage”, are plotted against
Trotterized evolution time. The transmon is driven by a DRAG pulse to undergo the bit-flip process. Only one dynamical
instance involving 1000 Trotter steps is shown here. (b) Trotter error E¯1 versus single step Trotter time. For each Trotter step
size, we perform Suzuki-Trotter evolution under the DRAG pulse for time tg1 = 85.32 ns for 300 Haar random initial states
spanned by {|0〉, |1〉}. We obtain an average gate fidelity of F¯1 = 99.68±0.15% and an average Trotter error of E¯1 = 0.12±0.04%
at 1000 Trotter steps. The polynomial fit shows a scaling behaviour of E¯1 ≈ A1 ×∆tν1 , with ν1 = 1.89 and A1 = 566.
In addition to producing the energy spectrum with high accuracy, the VQE and VQD algorithms prepare the
initial states needed for simulating desired quantum gates. As a proof of concept, we simulate the bit-flip gate
operation, which transforms the computational state |0〉 to |1〉 and vice versa. Since the transmon is a multi-level
quantum system with small anharmonicity between its successive energy levels (see Fig. 2(b)), resonantly driving the
two lowest energy levels can, in principle, populate multiple higher energy levels, resulting in undesired leakage. To
overcome this problem, the derivative removal by adiabatic gate (DRAG) scheme [41, 75, 76] is applied (see Appendix
E). Trotterized evolution of the DRAG gate involving 1000 Trotter steps is numerically simulated and its results can
be seen in Fig. 3(a). An upper bound of 304 gates is determined for a single Trotter step. We observe from Fig. 3(a)
that the population in the ground state is reliably transferred to the excited state within a gate time of tg = 85.32 ns,
minimizing leakage to other undesired states.
In order to evaluate the performance of the aforementioned Trotterized bit-flip gate operation, we prepare 300
Haar random initial states, sampled from the Bloch sphere spanned by {|0〉, |1〉}, and evolve them both numerically
exactly and under the Trotterized digital quantum circuit for various Trotter step sizes. The average gate fidelity
(see Appendix F) is found to be F¯1 = 99.68 ± 0.15%. It is limited by remaining population in the ground state
and can be increased by further optimization of the gate parameters. The average Trotter error at the gate time
tg1 is E¯1 = 0.12 ± 0.04% at 1000 Trotter steps. In Fig. 3(b), we show that the Trotter error decreases polynomially
with Trotter step size ∆t = tK , The extracted error scaling E¯1 ∝ ∆tν1 with ν1 = 1.89 is superlinear and thus more
favorable than the linear theoretical upper bound in Eq. (6). Therefore, although the cumulative gate count places
such simulations beyond the near-term regime, the Trotter error of single-qubit DRAG gates scales well with step size
and does not appear to suffer from the time dependence of the gate Hamiltonian.
We remark that our optimized variational quantum circuits from the VQE and VQD algorithms can be used to
prepare either the |0〉 or |1〉 initial state of the transmon, whereas superpositions of the form a|0〉+ b|1〉, with a, b ∈ C
and |a|2+ |b|2 = 1 are required to estimate the average gate fidelity and simulation error. However, existing techniques
such as the linear combination of unitary gates method [77] can be applied to prepare an arbitrary superposition state
from the VQE and VQD circuits. We leave the quantum circuit implementation of this kind to future work.
9B. Two-qubit cell design
FIG. 4. (a) Circuit diagram of two frequency tunable transmons coupled via a capacitor. (b) The lowest five excited state
energies, with respect to the ground state energy, are plotted as a function of the external flux f1 = Φext,1/Φ0 threading the
left transmon, while the second external flux f2 = 0 is held constant. The solid lines are the exact diagonalization result,
where each Nˆi and ϕˆi is truncated to d = 16 levels and i = 1, 2. The states |01〉, |10〉, |02〉, |11〉, |20〉 denote the approximate
eigenstates of the combined system when both transmons are far detuned. The avoided level crossings at f1 ≈ 0.6 and f1 ≈ 0.8
correspond to the operating windows for the CPHASE and iSWAP gates, respectively (see the main text for details). (c) The
VQE- and VQD-optimized excitation energies (colored markers) are plotted over the exact diagonalization result. (d) The
absolute energy differences between the VQE or VQD calculations and the exact diagonalization are shown versus f1. The blue
and green shaded regions indicate regions of error below 10 MHz and 50 MHz, respectively.
The design of a device that is capable of quantum computation requires two-qubit simulations en route to scaling to
a larger processor size. Although we have already found the energy spectrum of an individual transmon, the spectrum
has to be updated when two or more transmons are coupled together via capacitors such as in the circuit in Fig. 4(a).
Here we set Josephson energies of EJ/h = 22 GHz (left transmon) and EJ/h = 19 GHz (right transmon), capacitances
of Csh + CJ = 91 fF for both transmons, and a coupling capacitance of Cc = 0.5 fF. The Hilbert space dimension
has now doubled and eight data qubits are required for quantum simulations instead of the previous number of four.
The system Hamiltonian is given in Eq. (3). Since the two transmons interact via the coupling capacitor, one expects
to see avoided level crossings in the energy spectrum, which are essential in the development of many two-transmon
quantum gates. We note that we use capacitive coupling as an example and our methods are also applicable to other
transmon-transmon interaction schemes such as inductive coupling [78].
To estimate eigenenergies of the two-transmon system, we again apply the VQE and VQD algorithms. Here, the
ansatz used for simulating two transmon qubits comprises two blocks of the four-qubit circuit template used in the
single-transmon case, followed by an eight-qubit circuit template (see Fig. D.3(c)). Parameters for the two four-qubit
blocks are first optimized assuming a system of individual uncoupled transmons. These parameter settings are then
used to initialize the corresponding parameters to compute energies of the coupled transmons. The VQD estimate of
the first five excited state flux spectra with respect to the VQE-optimized ground state energy are shown in Fig. 4(b-c)
along with the exact diagonalization result. The normalized external flux f1 (left transmon) is swept from 0 to 0.15
while f2 ≈ 0 (right transmon) is fixed. In the regime where the two transmons are far detuned, the states are labelled
as |01〉, |10〉, |02〉, |11〉, |20〉 in order to keep track of how the respective states change and interact with one another
at the avoided level crossings. Absolute energy differences between the VQD estimates and the exact diagonalization
results are presented in Fig. 4(d). They are found to be below 50 MHz (green shaded region) around the avoided level
crossings and below the previously established threshold of 10 MHz (blue shaded region) elsewhere. This shows that
variational optimization is harder when the state extends over a larger number of data qubits, and more circuit layers
or longer optimization times could be used to reach the 10 MHz error threshold for all flux points.
After performing the VQE and VQD optimizations, the initial states that are required for two-qubit gate simulations
have been found. There are two commonly used two-qubit gates for capacitively coupled transmons: CPHASE and
iSWAP. Each of them is implemented by tuning the system to a different avoided level crossing (see Fig. 4(b-c)).
The first avoided level crossing between the states |11〉 and |20〉 enables the CPHASE gate, while the second avoided
level crossing between |01〉 and |10〉 constitutes the interaction point for the iSWAP gate [8]. For a proof-of-principle
numerical experiment, we carry out digital quantum simulation of the more common CPHASE gate operation, which
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features less leakage to undesired states. There are two means to realize the gate, one via an adiabatic sweep of the
external flux f1 [12] and another via an instantaneous (or diabatic) change of flux [13]. In this study, we take the
latter approach and prepare the system in the |11〉 state, suddenly tune f1 close to the avoided level crossing, let
|11〉 and |20〉 interact for some time, and suddenly change f1 back to the initial flux point. The interaction imparts
a phase on |11〉 that is different from the other computational states. Post-rotations on the states remove spurious
dynamical phases, resulting in a CPHASE operation on the two transmons. A numerical simulation of the digital
Suzuki-Trotter algorithm that simulates the diabatic CPHASE gate with 50, 000 Trotter steps is shown in Fig. 5(a)
for the initial state |11〉. Oscillations between the states |11〉 and |20〉 are observed, while unwanted transitions to
other states labelled as “leakage” are suppressed throughout the gate evolution. The gate is completed at the time
tg2 = 104.64 ns when the excitation has returned to the |11〉 state.
The performance of the exact CPHASE gate is quantified by the average gate fidelity over 900 Haar random initial
state samples, which is given by F¯2 = 99.5± 0.1% and is comparable to state of the art experimental demonstrations
[19]. The average Trotter error over 100 Haar random states amounts to E¯2 = 0.7 ± 0.4% for 50, 000 Trotter steps.
We again show that the Trotter error decreases polynomially with the Trotter step size ∆t. The simulation data in
Fig. 5(b) show an error scaling E¯2 ∝ ∆tν2 with ν2 = 3.75 for sufficiently small step sizes. We make two surprising
observations: First, the polynomial scaling onset of the Trotter error E¯2 appears for step sizes below 10−4 ns, which is
six orders of magnitude below the gate time. For the single-qubit gate simulation in Sec. III A, the step size only needed
to be less than four orders below the gate time. A likely cause for the discrepancy lies in the diabatic turn-on of the
CPHASE gate interaction, whereas the single qubit pulse is smooth and slow after the rotating frame approximation.
Second, the Trotter error scales with almost fourth order in the step size. This rate is much larger than both the
linear upper bound given by Eq. (6) and the almost quadratic scaling of the single-qubit gate simulation. Therefore,
the Trotter error can be reduced quickly by decreasing the step size once the polynomial onset has been reached.
We note that the presented simulation method is not limited to the specific two-qubit gate implementation discussed
here. It can also be applied to more advanced protocols leading to fast and high fidelity gates [79]. In addition, we
remark that we implement the Gray encoding scheme subsystem-wise, such that the combined two-transmon system
is given by the tensor product of the two single-transmon Gray blocks of four data qubits each.
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FIG. 5. Digital quantum simulation of a two-transmon CPHASE gate operation. (a) Population of the states |11〉 and |20〉
and leakage to other states are plotted versus Trotterized evolution time. One dynamical instance with 50, 000 Trotter steps is
shown here. The system is initially prepared in the uncoupled |11〉 state and propagated under the interaction Hamiltonian,
which is diabatically switched on. Phase corrections are applied subsequently to obtain the full CPHASE gate. (b) Trotter
error E¯ versus Trotter step size ∆t. We obtain an average gate fidelity of F¯2 = 99.5± 0.1% over 900 Haar random initial states
spanned by {|00〉, |01〉, |10〉, |11〉}. For each step size, we perform the CPHASE Suzuki-Trotter evolution over a gate time of
tg2 = 104.64 ns for 100 Haar random initial states spanned by the same computational basis. At 50, 000 Trotter steps, the
average Trotter error is E¯2 = 0.7± 0.4%. The polynomial fit shows a scaling behaviour of E¯2 ≈ A2 ×∆tν2 , with ν2 = 3.75 and
A2 = 3.2× 1015.
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C. Scaling to a multi-qubit sub-module
Based on our study of digital quantum simulation of single- and two-transmon cells, we anticipate that the presented
VQE and VQD algorithms to simulate next-generation superconducting quantum devices are a viable application for
NISQ (noisy intermediate-scale quantum) processors. In the case of a transmon chain submodule such as the one
in Fig. 1(b-c), variational algorithms would shed light on unwanted cross-talk arising from spurious capacitances
between any or all transmons in the submodule. Such interactions can be gleaned from the static energy spectra
that variational algorithms provide. The relevant metrics for experimental suitability of the variational algorithm are
the number of data qubits, circuit depth, and gate count required to simulate an M -transmon processor submodule.
Both for near-term quantum computers and for intermediate-scale, partially error-corrected architectures, gate errors
and thus simulation errors increase with the number of gates and effects from limited coherence increase with circuit
depth. In addition, algorithmic runtime is closely linked to circuit depth for any processor, including error-corrected
ones.
In order to simulate M transmons, the circuit ansatz used for the two-transmon simulation in Sec. III B can be
naturally extended. Each transmon is again encoded in four data qubits using the Gray code, such that the total
data qubit count scales linearly with M rather than exponentially if one were to use a classical computer. The qubit
count can be reduced by exploring different encodings or by using less data qubits to represent transmons that are
expected to be less relevant for the spectral region of interest. We place two layers of 4-qubit ansatz blocks at the
beginning of the variational circuit, connecting each set of four data qubits that encode a single transmon. The next
two block layers then connect eight data qubits and we continue to add pairs of ansatz blocks that double the included
number of qubits. The final block pair is a 4M -qubit ansatz that connects all data qubits. All blocks are extensions
of the 4-qubit ansatz from Fig. D.3(b), with single layers of X- and Z-rotation gates at the beginning and end and
Mølmer-Sørensen XX gates between each pair of qubits in between. More information on scaling the variational
circuit to M transmons and determining the resource counts is provided in Appendix D.
We determine that the gate count and depth of the variational circuit scales favorably with the number of transmons
M . The analysis is based on the capabilities of ion trap quantum computers to provide practical context, thereby
assuming all-to-all connectivity between the data qubits. At the same time, we emphasize that the methods throughout
this work are generally applicable to any digital quantum processor after transformation to the respective native gate
set and accounting for connectivity constraints. We find that the total number of 2-qubit gates, which are usually the
dominant source of gate errors, is equal to 32M2 − 4M log2(M)− 20M . The circuit depth depends on the number of
gates that can be performed in parallel on the digital quantum processor. In the most optimistic case, XX gates can
be performed between arbitrarily many different pairs of data qubits simultaneously. Experimental work by Grzesiak
et al. [80] suggests that such highly parallelized control capabilities are an emerging capability on ion trap processors.
In this scenario, the total depth of the variational circuit scales linearly as 16M + 6 log2(M)− 2. If the 2-qubit gates
are not parallelizable at all, the circuit depth scaling increases by one order to that of the gate count. We emphasize
that the gate count and circuit depth have sufficiently small prefactors that are compatible with the NISQ regime.
Future ion trap devices can be expected to perform some parallelized 2-qubit operations, albeit not to the degree that
arbitrarily many 2-qubit gates can be performed at once. The circuit depth would then lie in between the linear and
quadratic scaling, and further work is required to assess the additional impact of limited connectivity between distant
qubit pairs.
Unlike stationary simulations of the spectrum, the dynamical gate simulations are beyond the reach of near-term
devices. The reason is the large number of 304 and 152 entangling gates (upper bound) per single Trotter step to
simulate the single-qubit bit-flip gate and the two-qubit CPHASE gate, respectively. The number of gates in the
single-qubit simulation is larger than the two-qubit gate simulation because of the DRAG scheme (see Appendix E),
in which the Hamiltonian is a function of projection operators instead of sparse matrices. The gate upper bounds
are estimated by cancelling adjacent gates in the Suzuki-Trotter evolution, exploiting commutation relations, and
simplifying commonly occuring patterns as described in [49]. Afterwards, the remaining CNOT gates are counted. As
described in Sec. III, 1000 and 50, 000 Trotter steps were applied to digitally quantum simulate the single-transmon
bit-flip gate and the two-transmon CPHASE gate, attaining favourable Trotter errors E1 = 0.12 ± 0.04% and E2 =
0.7± 0.4%, respectively. Therefore, a total of 3.04× 105 CNOT operations is required for the bit-flip gate simulation
and 7.6 × 106 CNOT operations for the CPHASE gate simulation. The gate count can in principle be reduced by
tolerating a higher Trotter error or by applying existing gate count reduction techniques [81, 82]. Nevertheless, the
large gate count places our Suzuki-Trotter simulations of transmon gates in the regime of intermediate-term or even
long-term error-corrected quantum computers. When simulating the gate operation of a multi-transmon processor,
the Trotter step gate depth must be increased to capture the interactions between the transmons. In our example of a
capacitatively coupled sub-module in Fig. 1(c), such interactions are governed by the capacitative interactions between
the transmons. As a processor’s gate performance typically decreases when parallelizing 2-qubit gates [19, 80], it will
also be of relevance to quantum computer-aided design to capture parallel time dynamics of the transmons. The
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digital quantum circuits for the respective Trotter steps can be determined with the encoding methods presented in
this work, and the resource counts for such simulations are left for future work.
IV. CONCLUSION
The best quantum processors today are already too large to be simulated on any existing classical machine, and
they continue to grow at an exponential pace. If one hopes to capture the behavior of design primitives and sub-
modules that grow with processor size, future quantum processors will have to be simulated on quantum computers.
In this work, we have developed and simulated a detailed set of hybrid classical-quantum algorithms that can be used
for quantum computer-aided design. With the use of the variational quantum eigensolver and variational quantum
deflation algorithm for near-term quantum processors, we numerically simulated quantum circuits on four and eight
data qubits that encode a single transmon and two capacitively coupled transmons, respectively. Errors incurred
from running these algorithms are small with respect to the dominant system energy scale. In addition, we were
able to prepare transmon eigenstates and pinpoint avoided energy level crossings which are then used to simulate
dynamical one- and two-transmon hardware gates with state-of-the-art fidelities. The Suzuki-Trotter gate counts
suggest viability of performing these dynamical simulations on intermediate-term quantum hardware, and Trotter
errors scale favorably with the Trotter step size. Our work indicates that quantum computer-aided design enables
exploration of circuit parameters within the quantum processor sub-module without fabricating and re-designing
physical hardware, thereby saving time and cost. In order to have further design control, one may combine our
proposed scheme with classical computation methods for superconducting circuit design and simulation [9, 10, 28],
thereby benefiting from both classical and quantum computing resources in a single design pipeline. In addition, our
methodology of encoding multi-level quantum hardware in data qubits and investigating static and dynamic properties
with near- and intermediate-term quantum algorithms provides a general framework that is readily applicable to
trapped ion, neutral atom, photonic, and other systems.
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Appendix A: Flux qubit design
In the main text, we have presented digital quantum simulations of superconducting transmons. Here we emphasize
that our proposed methods are not only limited to transmons but are readily applied to other superconducting qubits
as well as other quantum hardware. For this purpose and as a proof of concept, we study another common on-chip
circuit design: the radio frequency superconducting quantum interference device (rf-SQUID), which contains a super-
conducting loop with inductance L, interrupted by a Josephson junction (JJ). In this configuration, a superposition of
two magnetic flux states arises: a supercurrent flowing clockwise in the loop and the same amount of current flowing
anticlockwise [83]. These currents have been observed experimentally [84, 85]. By inserting multiple JJs in the SQUID
loop, a more compact and significantly flux-noise reduced qubit design is obtained [83]. In this context, a commonly
adopted design is the three-junction flux qubit, as shown in Fig. A.1(a), consisting of a superconducting loop with
small inductance L interrupted by three JJs. The design allows classical bistability even for L → 0. That enables a
weak coupling to magnetic flux noise, resulting in long coherence times [71, 86–88]. The ratio α between the small
and large Josephson junctions is typically in the regime 0.5 < α < 1. The capacitively shunted (C-shunted) flux qubit
implemented in Ref. [71] features an additional, large capacitance across the small α-junction as shown in Fig. A.1(b).
In addition, the junction asymmetry is chosen to be larger: α < 0.5. These modifications, in addition to improved
fabrication techniques, have been shown experimentally to increase coherence and decrease process variations of the
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FIG. A.1. Two flux qubit designs considered. (a) A typical three Josephson junction flux qubit, with the smaller α junction
in the middle. (b) C-shunted flux qubit with additional large capacitance across the α junction. Each Josephson junction is
characterized by Josephson energy EJ , which is the potential energy accumulated in the junction when a supercurrent flows
through it, and capacitance CJ .
C-shunted flux qubit over the traditional one [71]. So far, we have summarized variants of flux qubits, with differing
circuit components. That means classical equations of motion for each flux qubit design are different, giving rise to
distinct Hamiltonians. However, the methods to simulate the different qubit designs are essentially the same. For
instance, the C-shunted flux qubit has the following Hamiltonian [71]:
Hˆfq = 4
1 + α+ ρ
1 + 2α+ 2ρ
ECJ
(
Nˆ21 + Nˆ
2
2
)
+ 8
α+ ρ
1 + 2α+ 2ρ
ECJNˆ1Nˆ2 −EJ (cos ϕˆ1 + cos ϕˆ2 + α cos (2pif − ϕˆ1 + ϕˆ2)) . (A1)
Here, α is the junction size ratio, ρ = Csh/CJ, and f is an applied magnetic flux in units of flux quanta Φ0. Operators
in the above Hamiltonian satisfy the commutation relation [ϕˆj , Nˆk] = iδjk, with δjk being the Kronecker delta. The
operator Φˆj denotes the flux operator associated with the node j in the circuit, as shown in Fig. A.1. We note that
the Hamiltonians for the three JJ flux qubit and C-shunted flux qubit differ only in the prefactors of the terms in
Eq. (A1). By changing some system parameters, in this case the capacitance across the small α JJ, we can convert
from one design to the other. Their respective energy spectra are shown in Fig. A.2.
Appendix B: Physical qubit Hamiltonians in the charge number bases
With the commutation relation [ϕˆj , Nˆk] = iδjk from Appendix A, one can show the relations
[êiϕj , Nˆj ] = −êiϕj , ê±iϕj |nj〉 = |nj ± 1〉, (B1)
where |nj〉 are the eigenstates of Nˆj . We notice that the operators ê±iϕj are similar to the usual bosonic creation and
annihilation operators, without the square root pre-factor. They are, in fact, the Susskind-Glogower phase operators
[89]. When we write down the Hamiltonian Hˆfq of the flux qubit in the charge number basis, we use Eq. (B1) and
assign the operators as:
Nˆ =
d−1∑
n=0
(
n− d
2
)
|n〉〈n|, (B2)
cos ϕˆ =
1
2
d−2∑
n=0
(|n〉〈n+ 1|+ |n+ 1〉〈n|), (B3)
sin ϕˆ =
i
2
d−2∑
n=0
(|n〉〈n+ 1| − |n+ 1〉〈n|). (B4)
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FIG. A.2. (a) Three lowest VQE- and VQD-optimized energies (colored markers) and the exact diagonalization results (solid
and dashed lines) of the traditional flux qubit are plotted against external flux f . (b) The absolute energy differences between
VQE/VQD calculations and exact values are plotted against f . The blue shaded regions indicate regions of errors below 10
MHz. (c) Four lowest VQE- and VQD-optimized excited energies (colored markers) and the exact diagonalization results (solid
and dashed lines) of the C-shunted flux qubit are plotted against external flux f . (d) The absolute energy differences between
VQE/VQD calculations and exact values are plotted against f . We remark that in (a) and (c), solid lines correspond to the
results obtained from exact diagonalization of the respective Hamiltonian written in the charge basis with d = 11 truncation
for each active node in the circuit while the dashed lines represent exact diagonalization results with d = 9 truncation for each
of the nodes. The VQE and VQD simulations are performed with six data qubits, three for each active node in the circuit,
corresponding to a truncation of d = 23 = 8 for each active node.
In general, the number of Cooper pairs can take on infinitely many integer values. However, for practical purposes, we
are only interested in low lying energy states. In that case, we can truncate the Hilbert space as described above by
introducing a finite maximum number of excitations d = 2k, k ∈ N. The number of data qubits used in the quantum
simulation of the flux qubit is k.
Appendix C: Encoding of quantum operators into Pauli strings
In order to represent the superconducting circuit or any other type of d-level bosonic quantum hardware in terms
of qubit states, we convert the eigenstates of the number operator Nˆ into the computational basis states of k data
qubits by representing the integer charge number in a preferred encoding [49, 90, 91]. This implies a truncation of the
physical space to the subspace spanned by 2k Cooper pair numbers. There are combinatorially many ways to map
such a state space to a set of qubits. For all the numerical quantum simulation experiments presented throughout this
work, we have employed the Gray code [49] due to its resource efficient representation of tridiagonal quantum matrix
operators. After integer labeling, each level is encoded into a set of bits, which is then mapped to Pauli operators:
|0〉〈1| = (X + iY )/2 ,
|1〉〈0| = (X − iY )/2 ,
|0〉〈0| = (I+ Z)/2 ,
|1〉〈1| = (I− Z)/2 .
Here, X,Y, Z are the usual Pauli matrices and I is the identity. Encodings for the operators seen in Eqs. (2, 3, A1)
truncated at d = 8 and d = 16 are given in Tables C.1 and C.2, respectively. In terms of required two-data-qubit
operations, the operator Nˆ is most efficient in the standard binary representation, but operators cos ϕˆ and sin ϕˆ are
most efficient in the Gray representation. Overall, the Gray code is superior, assuming one performs the Trotterization
in only one encoding. However, if one converts between the standard binary and Gray encodings, using the former
for Nˆ and the latter for the other two operators may be a more efficient approach during Trotterization [49].
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d = 8 Std. Binary Gray Unary
Nˆ
−0.5 I
−2.0 Z2
−1.0 Z1
−0.5 Z0
−0.5 I
−2.0 Z2
−1.0 Z1Z2
−0.5 Z0Z1Z2
−2.0 I +2.0 Z0
+1.5 Z1 +1.0 Z2
+0.5 Z3 −0.5 Z5
−1.0 Z6 −1.5 Z7
cos ϕˆ
+0.5 X0
+0.25 X0X1
+0.25 Y0Y1
+0.125 X0X1X2
+0.125 X0Y1Y2
+0.125 Y0X1Y2
−0.125 Y0Y1X2
+0.5 X0
+0.25 X1
−0.25 Z0X1
+0.125 X2
−0.125 Z1X2
+0.125 Z0X2
−0.125 Z0Z1X2
+0.25 X0X1 +0.25 Y0Y1
+0.25 X1X2 +0.25 Y1Y2
+0.25 X2X3 +0.25 Y2Y3
+0.25 X3X4 +0.25 Y3Y4
+0.25 X4X5 +0.25 Y4Y5
+0.25 X5X6 +0.25 Y5Y6
+0.25 X6X7 +0.25 Y6Y7
sin ϕˆ
−0.5 Y0
−0.25 X0Y1
+0.25 Y0X1
−0.125 X0X1Y2
+0.125 X0Y1X2
+0.125 Y0X1X2
+0.125 Y0Y1Y2
−0.5 Y0Z1Z2
−0.25 Y1Z2
+0.25 Z0Y1Z2
−0.125 Y2
+0.125 Z1Y2
−0.125 Z0Y2
+0.125 Z0Z1Y2
−0.25 X0Y1 +0.25 Y0X1
−0.25 X1Y2 +0.25 Y1X2
−0.25 X2Y3 +0.25 Y2X3
−0.25 X3Y4 +0.25 Y3X4
−0.25 X4Y5 +0.25 Y4X5
−0.25 X5Y6 +0.25 Y5X6
−0.25 X6Y7 +0.25 Y6X7
TABLE C.1. Qubit encodings (standard binary, Gray code, and Unary) of elementary operators used in this study, with a
truncation of d = 8.
To give an explicit example, for the case of the single flux qubit Hamiltonian in Eq. (A1), we truncate the Hilbert
space to eight charge states per node, which corresponds to three data qubits per node. The effect of truncation can
be seen in Fig. A.2. The solid lines correspond to exact diagonalization of the respective Hamiltonian written in the
charge basis with d = 11 states for each active node, while the dashed lines use d = 9 states per node. Although we
use a sub-optimal truncation for the VQE/VQD algorithms, we still obtain good agreement with the more accurate
d = 11 exact diagonalization result in the flux qubit operation regime around the sweet spot at f = 0.5. The deviation
is much more pronounced away from the sweet spot.
Appendix D: Variational ansatz for VQE and VQD simulations
We use the variational quantum eigensolver approach to find the static energy spectra of superconducting circuits
on near-term quantum hardware. Here we provide the parameterized quantum circuit templates used for all VQE
and VQD simulations reported throughout this work. The template is shown in Fig. D.3(a). The “unit” layer of
this circuit, inspired by the circuit template used in Ref. [72] and the circuit structure realizing “quantum circuit
Born machines” (QCBM) [92], comprises an initial layer of single-qubit rotation gates followed by sequences of
Mølmer-Sørensen (XX) gates and another layer of single-qubit rotation gates. Each XX entangling gate is defined as
XXij(θ) = exp(−iθXiXj/2) for qubits i and j. For the two flux qubit systems discussed in Appendix A, five of such
unit layers for the six-qubit version of the ansatz were used to approximate the ground and excited states. For the
transmon qubit systems, shown in Fig. 2 and Fig. 4, two unit layers for a four-qubit version of the QCBM-inspired
ansatz followed by a single unit layer of the eight-qubit version were employed, as shown in Fig. D.3(b) and (c).
Scaling of the variational ansatz with transmon number
We investigate how the variational circuit depth and gate count scale with the number of transmons that are
simulated. These are important metrics for the experimental viability of the circuit, as gate errors increase with the
number of (mainly 2-qubit) gates and effects from limited coherence increase with circuit depth. This is the case both
for near-term and for intermediate-scale, partially error-corrected architectures. In addition, algorithmic runtime is
closely linked to circuit depth for any processor, including error-corrected ones. The gate counts and circuit depths
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d = 16 Std. Binary Gray Unary
Nˆ
−0.5 I
−4.0 Z3
−2.0 Z2
−1.0 Z1
−0.5 Z0
−0.5 I
−4.0 Z3
−2.0 Z2Z3
−1.0 Z1Z2Z3
−0.5 Z0Z1Z2Z3
−4.0 I +4.0 Z0
+3.5 Z1 +3.0 Z2
+2.5 Z3 +2.0 Z4
+1.5 Z5 +1.0 Z6
+0.5 Z7 −0.5 Z9
−1.0 Z10 −1.5 Z11
−2.0 Z12 −2.5 Z13
−3.0 Z14 −3.5 Z15
cos ϕˆ
+0.5 X0
+0.25 X0X1
+0.25 Y0Y1
+0.125 X0X1X2
+0.125 X0Y1Y2
+0.125 Y0X1Y2
−0.125 Y0Y1X2
+0.0625 X0X1X2X3
+0.0625 X0X1Y2Y3
+0.0625 X0Y1X2Y3
−0.0625 X0Y1Y2X3
+0.0625 Y0X1X2Y3
−0.0625 Y0X1Y2X3
−0.0625 Y0Y1X2X3
−0.0625 Y0Y1Y2Y3
+0.5 X0
+0.25 X1
−0.25 Z0X1
+0.125 X2
−0.125 Z1X2
+0.125 Z0X2
−0.125 Z0Z1X2
+0.0625 X3
−0.0625 Z2X3
+0.0625 Z1X3
−0.0625 Z1Z2X3
+0.0625 Z0X3
−0.0625 Z0Z2X3
+0.0625 Z0Z1X3
−0.0625 Z0Z1Z2X3
+0.25 X0X1 +0.25 Y0Y1
+0.25 X1X2 +0.25 Y1Y2
+0.25 X2X3 +0.25 Y2Y3
+0.25 X3X4 +0.25 Y3Y4
+0.25 X4X5 +0.25 Y4Y5
+0.25 X5X6 +0.25 Y5Y6
+0.25 X6X7 +0.25 Y6Y7
+0.25 X7X8 +0.25 Y7Y8
+0.25 X8X9 +0.25 Y8Y9
+0.25 X9X10 +0.25 Y9Y10
+0.25 X10X11 +0.25 Y10Y11
+0.25 X11X12 +0.25 Y11Y12
+0.25 X12X13 +0.25 Y12Y13
+0.25 X13X14 +0.25 Y13Y14
+0.25 X14X15 +0.25 Y14Y15
sin ϕˆ
−0.5 Y0
−0.25 X0Y1
+0.25 Y0X1
−0.125 X0X1Y2
+0.125 X0Y1X2
+0.125 Y0X1X2
+0.125 Y0Y1Y2
−0.0625 X0X1X2Y3
+0.0625 X0X1Y2X3
+0.0625 X0Y1X2X3
+0.0625 X0Y1Y2Y3
+0.0625 Y0X1X2X3
+0.0625 Y0X1Y2Y3
+0.0625 Y0Y1X2Y3
−0.0625 Y0Y1Y2X3
−0.5 Y0Z1Z2Z3
−0.25 Y1Z2Z3
+0.25 Z0Y1Z2Z3
−0.125 Y2Z3
+0.125 Z1Y2Z3
−0.125 Z0Y2Z3
+0.125 Z0Z1Y2Z3
−0.0625 Y3
+0.0625 Z2Y3
−0.0625 Z1Y3
+0.0625 Z1Z2Y3
−0.0625 Z0Y3
+0.0625 Z0Z2Y3
−0.0625 Z0Z1Y3
+0.0625 Z0Z1Z2Y3
−0.25 X0Y1 +0.25 Y0X1
−0.25 X1Y2 +0.25 Y1X2
−0.25 X2Y3 +0.25 Y2X3
−0.25 X3Y4 +0.25 Y3X4
−0.25 X4Y5 +0.25 Y4X5
−0.25 X5Y6 +0.25 Y5X6
−0.25 X6Y7 +0.25 Y6X7
−0.25 X7Y8 +0.25 Y7X8
−0.25 X8Y9 +0.25 Y8X9
−0.25 X9Y10 +0.25 Y9X10
−0.25 X10Y11 +0.25 Y10X11
−0.25 X11Y12 +0.25 Y11X12
−0.25 X12Y13 +0.25 Y12X13
−0.25 X13Y14 +0.25 Y13X14
−0.25 X14Y15 +0.25 Y14X15
TABLE C.2. Qubit encodings (standard binary, Gray code, and Unary) of elementary operators used in this study, with a
truncation of d = 16. In our numerical experiments, we utilize the Gray code.
are determined with trapped ion quantum processors in mind such that they have a practically relevant meaning.
At the same time, the methods throughout this work are generally applicable to any digital quantum processor after
transformation to the respective native gate set and accounting for connectivity constraints.
We consider the variational simulation of an M -transmon processor, where M is chosen as a power of two for
simplicity. The two-transmon variational circuit ansatz from Fig. D.3(c) can then be naturally extended: We place
two layers of 4-qubit ansatz blocks at the beginning of the circuit, connecting each set of four data qubits that encode
a single transmon. The next two block layers then connect eight data qubits and we continue to add ansatz block
pairs that double the included number of qubits. The final block pair is an kmax-qubit ansatz, where kmax = 4M is
the number of data qubits required to encode all transmons. All blocks are the natural extension of the 4-qubit ansatz
from Fig. D.3(b), with single layers of X- and Z- rotation gates at the beginning and end and XX gates between each
pair of qubits in between. We note that in contrast to the variational circuit ansatze from the one- and two-transmon
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FIG. D.3. Parameterized quantum circuits used to compute spectra of superconducting circuit architectures. (a) Six-qubit
version of the parameterized quantum circuit structure used for VQE and VQD simulations of qubit designs investigated in the
study of flux qubit designs. The dotted box around the circuit denotes a unit layer, which can be repeated L times to potentially
generate a more expressible circuit. (b) Four-qubit version of the circuit structure used to simulate a single transmon. Two
unit layers of this four-qubit ansatz were employed in simulations. (c) To simulate two capacitively coupled transmons (shown
on the left), we leverage the pre-optimized four-qubit ansatz layers from single transmon simulations and append an eight-qubit
ansatz block to capture the interactions between the two transmons. By using results from single transmon simulations, this
avoids using a greater number of costly eight-qubit ansatz layers.
simulations, the final block is also repeated in order to simplify the analysis. Additional block layers can easily be
accounted for by scaling the gate or depth count with an appropriate scalar prefactor.
We determine the total number of XX gates required for the variational ansatz. As two-qubit gates are usually
more error-prone, single-qubit gates are not included in the analysis. The number of single-qubit gates also scales at
most with the same order in transmon number as the number of two-qubit gates. Starting from the gate count of
each individual block, we notice that a block of k data qubits, where k is a power-of-two multiple of four, has k(k−1)2
unique pairs of qubits. We sum the number of XX gates per block over all blocks in the variational circuit and find
the following total number of XX gates:
nXX(M) = 32M
2 − 4M log2(M)− 20M. (D1)
Therefore, the number of entangling gates scales quadratically with the number of transmons, which is viable for a
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near-term algorithm.
The overall circuit depth of the variational circuit depends on the number of XX gates that can be performed in
parallel on the digital quantum processor. Here we discuss two scenarios, in which (A) XX gates can be performed
between arbitrarily many different pairs of qubits simultaneously, or (B) XX gates within a block are sequential
but they can be parallel if they are in different blocks. We start with the first scenario, which is inspired by the
experimental work by Grzesiak et al. [80] that suggests that simultaneous XX gates between arbitrary pairs is an
emerging capability on ion trap processors. For a single block, there are always two layers of single-qubit gates (X-
and Z-rotations) at the beginning and end, as seen in Fig. D.3(a-b). We then need to find the minimum number of
steps to apply XX gates between each pair of qubits. This step number is equivalent to the count of 1-factors of a
complete graph with k vertices. By Baranyai’s theorem [93], this count is given by k−1. Thus, the depth of a k-qubit
ansatz block is given by k+ 3, after accounting for the depths of single-qubit rotation layers. The total depth dA(M)
of the variational circuit for M transmons is then found by summing over successive blocks:
dA(M) = 16M + 6 log2(M)− 2.
We note that the linear scaling of the circuit depth is advantageous for near-term implementations.
Finally, we discuss the more conservative scenario (B) in which XX gates within a block have to be performed
sequentially. This constraint is motivated by the common experimental issue that simultaneous gates lead to undesired
cross-talk between the different pairs of ions, particularly in the case of overlapping pairs. It is still assumed that
two-qubit gates in different blocks can be applied at the same time, as the respective pairs would be farther away
from each other or could be stored in separate sub-modules of a modular ion trap processor [94]. While the four
single-qubit layers per k-qubit ansatz block remain the same, the k(k−1)2 two-qubit gates are performed in sequence.
By summing the depths of successive blocks as before, we find the following total depth of the M -transmon variational
circuit:
dB(M) =
64
3
M2 − 8M + 8 log2(M) +
20
3
.
The scaling of the circuit depth therefore increases by an order in M if two-qubit gates within a block have to be
performed successively. In the even more conservative case that no two-qubit gates on the processor can be executed
in parallel, the depth scales as the total number of XX gates nXX(M) from Eq. (D1), i.e. still quadratically in M but
with a larger prefactor. We expect that future ion trap devices will be able to perform some parallelized two-qubit
operations, albeit not at the degree assumed in scenario (A). The circuit depth would then lie in between the two
scenarios, and further work is required to assess the additional impact of limited connectivity between distant qubit
pairs.
Appendix E: Many-level transmon and the DRAG scheme
Unitary gate operation for a single transmon system is non-trivial and it ought to be discussed briefly here. In
this section, we derive the driven transmon Hamiltonian that is simulated in Sec. III A for the bit-flip operation.
For concreteness, we focus on the single-transmon bit-flip gate or NOT gate, which can be attained by driving the
resonator line capacitively coupled to a transmon. The way to realize the NOT gate in general is to drive the two
lowest energy levels with an external field that is resonant with their energy difference. However, the transmon level
structure has weak anharmonicity (see Fig. 2(b)). Simply driving the two lowest energy levels would populate higher
energy levels, thus reducing the gate fidelity. In order to overcome this issue, the derivative removal by adiabatic gate
(DRAG) scheme [41, 75, 76] is applied and the corresponding result can be seen in the main text Fig. 3. The idea of
the DRAG scheme is to use two slowly varying quadrature controls to instantaneously cancel leakages to undesired
levels such as transitions to second and third excited states.
The combined system and drive Hamiltonian can be modelled (~ = 1) as
Hˆgate = Hˆ1-transmon + Hˆresonator + Hˆinteraction + Hˆdrive (E1)
=
d−1∑
j=1
(jω1 + ∆j)|j〉〈j|+ ωbˆ†bˆ+
d−1∑
j=1
[
gj,j−1|j〉〈j − 1|bˆ+ gj−1,j |j − 1〉〈j|bˆ†
]
+ (t)(bˆ+ bˆ†),
where ω1 is the energy gap between the ground and first excited state of the transmon and ∆j are the energy level
anharmonicities, with ∆1 = 0, ∆2 = ω2 − 2ω1, and ∆n = ωn − nω1, where ωj is the eigenenergy of the eigenstate
|j〉, i.e. Hˆ1|j〉 = ωj |j〉. The frequency of the single mode resonator is given by ω. The operator bˆ†(bˆ) is the bosonic
creation (annihilation) operator of the resonator, while gj,k is the light-matter coupling strength between the resonator
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mode and a specific transmon level transition |j〉〈k|. The time-dependent external drive amplitude of the resonator
quadrature is given by (t). In the above notation, we take the ground state energy to be zero for the projector |0〉〈0|.
We also define the projectors Pˆj = |j〉〈j|. Assuming weak driving and tracing out the resonator degree of freedom,
the drive Hamiltonian can be well approximated as [75]
Hˆdrive = ε(t)
d−1∑
j=1
λj−1Pˆxj−1,j . (E2)
We have λ0 = 1, and the λj can be treated as input parameters. In the numerical simulations presented in the main
text, for simplicity, the transmon is assumed to be in the nonlinear oscillator regime with λj ≈
√
j and λ0 = 1.
Subscripts j refer to the jth eigenenergy state and we defined the projector Pˆxj,k = |j〉〈k| + |k〉〈j|. For a circuit
QED system, one needs to properly take into consideration couplings between the resonator mode and the particular
eigenstate of the transmon to arrive at the correct λj ’s and ε(t) [75]. For simplicity, let us take
ε(t) = Ωx(t) cos(ωdt+ φ0) + Ωy(t) sin(ωdt+ φ0) (E3)
as the external driving field with frequency ωd. The relative phase between the envelope and the carrier at the start
of the operation is given by φ0. In a rotating frame given by
Kˆ(t) =
d−1∑
j=1
exp(−ijωdt)Pˆj , (E4)
we arrive at
Hˆ ′gate = Kˆ
†(t)HˆgateKˆ(t) + i
˙ˆ
K†(t)Kˆ(t)
=
d−1∑
j=1
(jδ(t) + ∆j)Pˆj +
d−1∑
j=1
λj−1
[
Ωx(t)
2
Pˆxj−1,j +
Ωy(t)
2
Pˆyj−1,j
]
(E5)
after the rotating wave approximation. Here, Pˆyj,k = −i|j〉〈k| + i|k〉〈j| and δ(t) = ω1(t) − ωd. Ideally, the above
Hamiltonian generates a unitary evolution
Uˆ = T exp
[
−i
∫ tg
0
Hˆ ′gate(t)dt
]
= eiφ0 Uˆqubit ⊕ Uˆrest. (E6)
For a leakage-free qubit [41, 75, 76], we require δ(t) = Ωy(t) = 0. The Gaussian modulated envelope [75]
Ωx(t) = A
 exp
[−(t−tg/2)2
2σ2
]
− exp
(
− t
2
g
8σ2
)
√
2piσ2erf
(
tg√
8σ
)
− tg exp
(
− t2g8σ2
)
 (E7)
is chosen such that it starts and ends at zero. The parameter tg refers to the gate time, while σ is the standard
deviation of the Gaussian distribution. In the limit tg →∞, it recovers the standard Gaussian distribution function.
The only requirement here is that
∫ tg
0
Ωx(t)dt = pi, since we want a bit-flip gate. Hence, A = pi. Lastly, we note that
Eq. (E5) is the Hamiltonian we use to digitally simulate the bit-flip gate in our numerical experiment seen in Fig. 3.
Appendix F: Average gate fidelity
As seen in the main text and in Sec. E, due to the weak anharmonicity and multi-level nature of the transmon, there
is undesired leakage during the single- and two-transmon gate evolution. In general, leakage is modeled by describing
the system of interest as a subsystem of a larger Hilbert space governed by unitary evolution. Hence, one can label
d1 energy levels where the computational subspace is H1, and all the other energy levels (d2-dimensional) are labeled
as H2. For example, a single transmon has H1 ∈ {|0〉, |1〉}, while two transmons have H1 ∈ {|00〉, |01〉, |10〉, |11〉}.
The d2-dimensional subspace of all additional levels that the system may arrive at due to some leakage dynamics
can be called the leakage subspace. The total state space is (d1 + d2)-dimensional and denoted as H = H1 + H2.
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With leakage, we would like to quantify how our unitary gate evolution performs. This is done using the average gate
fidelity [95, 96], defined as
F¯ =
∫
ψ1∈H1
dψ1Tr
(
Uˆ |ψ1〉〈ψ1|Uˆ†Gˆ[|ψ1〉〈ψ1|]
)
≈ 1M
M∑
i=1
Tr
(
Uˆ |ψ(i)1 〉〈ψ(i)1 |Uˆ†Gˆ
[
|ψ(i)1 〉〈ψ(i)1 |
])
, (F1)
where Uˆ = Uˆdes is a unitary map and Gˆ is a general linear, trace-preserving quantum channel acting on an initial
pure state |ψ1〉〈ψ1|. In the context of this work, Gˆ = Uˆex (left hand side of Eq. (6)). The integral is over the uniform
(Haar) measure dψ1 over the computational subspace H1, normalized to
∫
dψ1 = 1. A fidelity of F¯ = 1 would mean
that Uˆ implements Gˆ perfectly.
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